Acceleration in the Wild, with Data Flow Computing



James Spooner, VP of Acceleration QCon, Finance Track, 08 March 2012

Acceleration in the Wild with Data Flow

- Deliberate, focused approach to improving application speed
 - Involves adding Data Flow Engines (DFEs)
 - Makes some of the program faster
 - Will be programmed *intentionally* and be architecture specific
 - Will exploit as much available **parallelism** as possible
 - May require transformations to **expose** parallelism
 - May have multiple implementations

Maxeler is a acceleration specialist, delivering end-to-end performance for a range of clients in the banking and oil/gas exploration industries.



Making efficient use of Silicon



Computing History...

26 AUGUST 1946

LECTURE 45

A PARALIEL CHANNEL COMPUTING MACHINE

Lecture by J. F. Eckert, Jr. Electronic Control Company

Again I wish to reiterate the point that all the arguments for parallel operation are only valid provided one applies them to the steps which the built in or wired in programming of the machine operates. Any steps which are programmed by the operator, who sets up the machine, should be set up only in a serial fashion. It has been shown over and over again that any departure from this procedure results in a system which is much too complicated to use.

- J. P, Eckert, Jr (Co-Inventor of ENIAC)

Credit: Prof. Paul H.J. Kelly



Computing History...

"The parallel approach to computing does require that some original thinking be done about numerical analysis and data management in order to secure efficient use. In an environment which has represented the absence of the need to think as the highest

virtue this is a decided disadvantage."

-Daniel Slotnick (Chief Architect of ILLIAC IV), 1967



Credit: Prof. Michael J. Flynn

So what happened?

- Eckert (and Amdahl) were right, Slotnik was wrong, until...
- Serial computing hit the wall(s) last decade:
 - The memory wall; the increasing gap between processor and memory speeds. This effect pushes cache sizes larger in order to mask the latency of memory. This helps only to the extent that memory bandwidth is not the bottleneck in performance.
 - The *ILP wall*; the increasing difficulty of finding enough parallelism in a single instruction stream to keep a high-performance single-core processor busy.
 - The *power wall*; the trend of consuming exponentially increasing power with each factorial increase of operating frequency. This increase can be mitigated by "<u>shrinking</u>" the processor by using smaller traces for the same logic. The *power wall* poses manufacturing, system design and deployment problems that have not been justified in the face of the diminished gains in performance due to the *memory wall* and *ILP wall*.

$$P_{avg} = C_{load} \cdot V_{DD}^{2} \cdot f$$

Source: Wikipedia



Using silicon efficiently - parallelism

Level of Parallelism	Examples	Costs
Coarse Grained	 Multi-Node, Multi-chip, multi-core Process / thread level parallism 	 -Developing a distributed Distributed system Locks, mutexes, queues, etc.
Fine Grained	 -Instruction level parallelism (ILP) -Out-of-order execution, superscalar, instruction pipelining, speculative execution -Data level parallelism -SIMD / SSE 	 Lots of silicon Compiler can do some work upfront
Ultra Fine Grained	-Data Flow architectures - Massively parallel, lock free, hazard free, streaming datapaths	- Resolve once



How is modern silicon used?

Intel 6-Core X5680 "Westmere"





How is modern silicon used?

Intel 6-Core X5680 "Westmere"





What is Dataflow Computing?



Technolo



1U dataflow cloud providing dynamically scalable compute capability over Infiniband

MPC-X1000

- 8 vectis dataflow engines (DFEs)
- 192GB of DFE RAM
- Dynamic allocation of DFEs to conventional CPU servers
 - Zero-copy RDMA between
 CPUs and DFEs over Infiniband
- Equivalent performance to 40-60 x86 servers







Dataflow Programming



Application Components





Programming with MaxCompiler

C / C++ / Fortran

MaxJ

ER

Technologies







MaxCompiler Development Process



MaxCompiler Development Process





The Full Kernel













































Data flow graph as generated by MaxCompiler 4866 nodes; about 250x100



MAXELER Technologies

How we approach Acceleration



What always makes Acceleration hard?

- Messy code
- Complicated build dependences
- Confused control-flow
- Impenetrable data access
- Pointer-intensive data structures
- Premature optimization





Conflicting Goals

- Some well-motivated software structures have real value, but make acceleration harder
- Examples:
 - Virtual method calls inside a loop
 - Collections with nonuniform type
 - Substructure sharing





What makes Acceleration easier?

- Self-evident data dependences
- Computing on large collections of uniform data
- Appropriate representation hiding
- Getting the abstraction right

х	x	x	x	х	х	х	х
у	у	У	у	У	У	У	У
Z	z	Z	z	Z	Z	Z	z



Maximum Performance Computing

- Identify parallelism and take advantage of it
 - Fully understand data dependencies
- Minimize memory bandwidth
 - Data reuse and representation
- Regularize the computation and data
 - Minimize control flow complexity
- Find optimal balance for underlying architecture
 - Memory hierarchy bandwidth(s) and size(s) and latency(s)
 - Communication bandwidth(s) and latency(s)
 - Math performance
 - Branch cost (control divergence)
 - Axes of Parallelism



Maxeler Acceleration Process



- Run the code with profiling tools
- Understand data and loop structures and data access patterns
- Investigate transformation options for these structures and access patterns
- Decide which parts of the code need acceleration
- Implement and validate



Application Analysis





Partitioning Options



maximising flexibility and precision.



Credit Derivatives Valuation & Risk

- Compute value of complex financial derivatives (CDOs)
- Typically run overnight, but beneficial to compute in real-time
- Many independent jobs
- Speedup: 220-270x
- Power consumption per node drops from 250W to 235W/node



Discovering the Dataflow of an Application



MaxSpot

- Developed in-house to make deciphering complex code easier
- MaxSpot is a tool to profile, analyse, and visualise the dynamic behaviour of applications
- Extensible analysis framework
- Determines control-flow and data-flow
- Build loop graphs
- Runs on application binaries
 - Independent of original programming languages(s)
 - Execute MaxSpot with one (or more) test data-sets and observe code paths



Control Flow: Matrix Multiply



Technolo



Performance and Profiling of Accelerated Systems



Measuring Utilization

- Top measures % of time CPU is running
- *Maxtop* monitors % of time the DFE is running





Overlapping CPU + DFE

- CPU and DFE can (and should!) process in parallel
 - Runtime always limited by longest running part





Performance Profiling





Maxeler University Program Members



Conclusions

- The challenge is to make the best use of Silicon we can
- Frequency Scaling is over, it's time to start thinking in parallel
- Heterogeneous system design allows us to tailor systems to the applications
- Ultra-fine-grained parallelism in Dataflow computing benefits throughput and latency

